1

2

3

4



CLAIMS

We claim:

1505 2

- 1. A digital signal processor (DSP), comprising:
- a hardware accelerator; and
- a parameter RAM coupled to said hardware accelerator, said parameter RAM
- adapted to store operating condition parameters for use by said hardware accelerator.
- 2. The DSP as set forth in claim 1, wherein said parameter RAM comprises a 1K x 16 bit RAM.
 - 3. The DSP as set forth in claim 1, wherein said DSP is used in connection with a communication system employing plural ADSL lines, and wherein said parameter RAM is configurable to store operating condition parameters for each of said plurality of ADSL lines.
- 4. The DSP as set forth in claim 3, wherein said parameter RAM is selectively configurable to store operating conditions for up to at least eight ADSL lines.

- 5. The DSP as set forth in claim 3, wherein said parameter RAM is selectively configurable to allocate sufficient memory per ADSL line to support each ADSL line 2 employed. 3
 - 6. The DSP as set forth in claim 1, wherein said DSP is used in connection with a communication system employing plural ADSL lines, and wherein said parameter RAM is configured/to store operating condition parameters for each of said plurality of ADSL lines.
 - The DSP as set forth in claim 6, wherein said parameter RAM is selectively configured to store operating conditions for up to at least eight ADSL lines.
 - 8. The DSP as set forth in claim 6, wherein said parameter RAM is selectively configured to allocate sufficient memory per ADSL line to support each ADSL line employed.

100 M 1